## IN THE CLAIMS

Cancel claims 45 49 and 53 without prejudice or disclaimer, and amend claims 1, 2, 4-10, 12, 14, 18-20, 22-24, 26, 28, 34, 36, 41, 42, and 50-52 as follows:

 (Currently Amended) A method of testing a memory device by using a data processing unit having a memory device mounted thereon, said method comprising:

P2

a step of supplying a memory device to be tested with <u>at</u> least one <u>a\_signal to\_be\_supplied to\_said</u> memory device; and

a step of checking  $\underline{a}$  relationship between output signals produced from said memory device and output signals produced from said memory device to be tested.

- (Currently Amended) The method of testing a memory device according to claim 1, wherein:
- a plurality of said memory devices to be tested are to be tested and said at least one signals are is supplied in parallel to said plurality of memory devices to be tested.

3. (Original) The method of testing a memory device according to claim 1, wherein:

said data processing unit has a control circuit connected to said memory device, said control circuit controlling an operation of said memory device.

(X2

 $\mbox{4.} \quad \mbox{(Currently Amended)} \quad \mbox{The method of testing a memory} \\ \mbox{device according to claim 1, wherein:} \\$ 

said checking step is adapted to checks said output signals for agreement/disagreement.

5. (Currently Amended) The method of testing a memory device according to claim 1, wherein:

said <u>at least one</u> signals to be supplied to said memory device include an address signal, a data signal, a clock signal and a control signal.

6. (Currently Amended) The method of testing a memory device according to claim 1, wherein:

said  $\underline{\text{at least one}}$  signals supplied to said memory device to be tested is transferred by means of a pipeline system.

7. (Currently Amended) The method of testing a memory device according to claim 2, wherein:

said <u>at least one signals</u> supplied in parallel to said plurality of memory devices to be tested <u>is are</u>-transferred by means of a pipeline system.

8. (Currently Amended) The method of testing a memory device according to claim 7, wherein:

said at least one signals supplied by means of said pipeline system is are distributed in a plurality of stages and supplied in parallel to said plurality of memory devices to be tested.

- 9. (Currently Amended) A method of manufacturing a memory device comprising:
- a step of forming a semiconductor device having a memory; and
- a step of supplying said memory of said semiconductor device with signals to be supplied to a first memory mounted on a data processing unit and checking  $\underline{a}$ -relationship between

Serial No. 09/736,282

signals output from said first memory and signals output from said memory of said semiconductor device.

10. (Currently Amended) The method of manufacturing a memory device according to claim 9, wherein:

a plurality of said memories used in said step of forming said semiconductor device are <u>supplied</u> to be formed and said signals to be supplied to said first memory are supplied in parallel with said signals to said plurality of memories used in said step of forming said semiconductor device.

11. (Original) The method of manufacturing a memory device according to claim 9, wherein:

said data processing unit is coupled to said first memory and has a control circuit for controlling an operation of said first memory.

12. (Currently Amended) The method of manufacturing a memory device according to claim 9, wherein:

said checking step is adapted to checks said output signals for agreement/disagreement.

13. (Original) The method of manufacturing a memory device according to claim 9, wherein:

said signals to be supplied to said first memory include an address signal, a data signal, a clock signal and a control signal.

14. (Currently Amended) An apparatus for testing a memory device, said apparatus comprising:

a socket to be mounted with a memory device to be tested;

a terminal supplied with from a data processing unit\_
having a memory mounted separately from said socket that
supplies with a memory with signals to be supplied to said the
memory and that outputs signals of said memory; and

a control section for determining <u>a\_relationship</u> between the output signals of from said socket and the output signals from said memory.

15. (Original) The apparatus for testing a memory device according to claim 14, further comprising:

a first board for carrying said socket to be mounted with said memory device to be tested; and

a second board adapted to carrying a plurality of said first boards, distribute the signals to be supplied to said memory and supply the signals to said memory device to be tested.

16. (Original) The apparatus for testing a memory device according to claim 15, wherein:

the apparatus comprises a plurality of types of said first boards to accommodate said memory device to be tested.

17. (Original) The apparatus for testing a memory device according to claim 16, wherein:

said memory device to be tested is a TSOP or a TCP.

18. (Currently Amended) The apparatus for testing a memory device according to claim 14, wherein: Serial No. 09/736,282

a plurality of said memory devices to be tested are supplied in parallel with said signals to be tested and said signals to be supplied to said memory are supplied in parallel to said plurality of memory devices to be tested.

 $\mathcal{Q}^2$ 

19. (Currently Amended) The apparatus for testing a memory device according to claim 14, wherein:

said data processing unit is coupled to said memory and has comprise a control connector for controlling an operation of said memory.

20. (Currently Amended) The apparatus for testing a memory device according to claim 14, wherein:

said control circuit is adapted to checks said signals for agreement/disagreement.

21. (Original) The apparatus for testing a memory device according to claim 14, wherein:

said signals to be supplied to said memory include an address signal, a data signal, a clock signal and a control signal.

22. (Currently Amended) The apparatus for testing a memory device according to claim 14, further comprising:

a substrate for taking out signals from said\_the—memory
mounted on said data processing unit and supplying them to
said terminal.

23. (Currently Amended) A method of testing a memory module by using a data processing unit mounted with a memory module having a plurality of memory devices, said method comprising:

a step of supplying a memory device to be tested with signals  $\underline{t}$  hat  $\underline{are}$  to be supplied to said memory module; and

a step of checking the relationship between output signals from said memory module and output signals from said memory device to be tested.

24. (Currently Amended) The method of testing a memory module according to claim 23, wherein:

said signals to be supplied to said memory module are signals <u>that are</u> to be supplied to a first memory device of

said plurality of memory devices and said output signals from said memory module are the output signals from a second memory device of said plurality of memory devices.

25. (Original) The method of testing a memory module according to claim 24, wherein:

said first memory device and said second memory device may be a same memory device.

26. (Currently Amended) The method of testing a memory module according to claim 23, wherein:

a plurality of said memory devices to be tested <u>that</u> are to be tested and said signals to be supplied to said memory module are supplied in parallel to said plurality of memory devices to be tested.

27. (Original) The method of testing a memory module according to claim 23, wherein:

said data processing unit is coupled to said memory module and has a control circuit for controlling an operation of said memory module.

28. (Currently Amended) The method of testing a memory module according to claim 23, wherein:

said checking step is adapted to checks said output signals for agreement/disagreement.

0

29. (Original) The method of testing a memory module according to claim 23, wherein:

said signals to be supplied to said memory module include an address signal, a data signal, a clock signal and a control signal.

30. (Original) The method of testing a memory module according to claim 23, wherein:

said memory device to be tested is one of a plurality of memory devices mounted on memory module.

- 31. (Original) A method of manufacturing a memory module comprising:
  - a step of preparing a memory device;

T&A-104

Serial No. 09/736,282

a step of supplying said memory device, from a data processing unit mounted with a first memory, with signals to be supplied to the first memory and checking relationship between output signals from said first memory and output signals from said memory device; and



a step of forming the memory module by mounting on a substrate said memory device checked for the relationship in the preceding step.

32. (Original) The method of manufacturing a memory module according to claim 31, wherein:

a plurality of said memory devices are prepared and said signals to be supplied to said first memory are supplied in parallel to said plurality of memory devices.

33. (Original) The method of manufacturing a memory module according to claim 31, wherein:

said data processing unit is coupled to said first memory and has a control circuit for controlling an operation of said memory module.

34. (Currently Amended) The method of manufacturing a memory module according to claim 31, wherein:

said checking step is adapted to checks said output signals for agreement/disagreement.

35. (Original) The method of manufacturing a memory module according to claim 31, wherein:

said signals to be supplied to said first memory include an address signal, a data signal, a clock signal and a control signal.

- 36. (Currently Amended) An apparatus for testing a memory module, said apparatus comprising:
- a board to be provided with a memory module having a plurality of memory devices;
- a terminal supplied with from a data processing unit\_
  having a memory mounted separately from said board with said
  memory module with signals that are to be supplied to the
  memory module and with output signals of said memory; and
- a control section for supplying said board with signals to be supplied to said memory module, and for determining  $\underline{\text{the}}$

relationship between output signals from said board and output signals from said memory module.

37. (Original) The apparatus for testing a memory module according to claim 36, wherein:

said signals to be supplied to said memory module are signals to be supplied to a first memory device of said plurality of memory devices and said output signals from said memory module are output signals from a second memory device of said plurality of memory devices.

38. (Original) The apparatus for testing a memory module according to claim 37, wherein:

said first memory device and said second memory device may be a same memory device.

39. (Original) The apparatus for testing a memory module according to claim 36, wherein:

said signals to be supplied to said memory module are supplied in parallel to said plurality of memory devices.

 $40\,.$  (Original) The apparatus for testing a memory module according to claim 36, wherein:

said data processing unit is coupled to said memory module and has a control circuit for controlling the operation of said memory module.

Q2

41. (Currently Amended) The apparatus for testing a memory module according to claim 36, wherein:

said control section is adapted to checks said output signals for agreement/disagreement.

42. (Currently Amended) The apparatus for testing a memory module according to claim 36, wherein:

said signals to be supplied to said first memory include an address signal, a data signal, a clock signal and a control signal.

43. (Original) The apparatus for testing a memory module according to claim 36, wherein:

said apparatus for testing a memory module is adapted to define a test unit on said board.

44. (Original) The apparatus for testing a memory module according to claim 43, wherein:

one of said plurality of memory devices mounted on said memory module to be provided on said board is tested.

 $\Omega^2$ 

45-49. (Canceled).

50. (Currently Amended) A method of testing a memory module having a data processing unit provided with a DIMM carrying a plurality of memory devices, said method comprising;

a step of supplying said memory devices to be tested with signals to be supplied to said DIMM: and

a step of checking <u>a</u>relationship between output signals produced from said DIMM and output signals produced from said memory devices to be tested.

- 51. (Currently Amended) A method of manufacturing a memory device comprising:
  - a step of preparing a memory device;

a step of supplying said memory device from a data processing unit carrying a first memory with signals to be supplied to said first memory and checking a\_relationship between signals output from said first memory and the signal output from said memory device; and

X2

a step of forming a DIMM by mounting on a substrate the memory device checked in the above step for a predetermined relationship.

- 52. (Currently Amended) An apparatus for testing a memory module, said apparatus comprising:
- a board to be provided with a first\_DIMM carrying a
  plurality of memory devices;
- a terminal supplied with from a data processing unit

  having a second DIMM mounted separately from said board that

  supplies with a DIMM with signals to said second to be

  supplied to the DIMM and that with outputs signals from said

  second DIMM; and
- a control section adapted to supplying said board with said signals to be supplied to said first DIMM for determining

R.

 $\underline{a}$  relationship between output signals from said board and output signals from said  $\underline{second}$  DIMM.

53. (Canceled).